Normal view MARC view ISBD view

Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency

Olukotun, Kunle

Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency - USA Morgan & Claypool Publshers 2007 - 145p

ISBN: 9781598294125 0.00

Subjects--Personal Names:
Electronic Engineering

Dewey Class. No.: 621.395 / OLU

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARC (non-Unicode/MARC-8) MARCXML MODS (XML) RIS MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard)
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)