Advanced Digital Systems: Experiments and Concepts with CPLDs

Chartrand, Leo

Advanced Digital Systems: Experiments and Concepts with CPLDs - Australia Thomson Learning 2005 - 328p

TCG001881 Lab - 1: Logic Gate Systems Lab - 2: Older Generation Logic Gate Systems Versus CPLD Systems Lab - 3: Flip -Flops, Shift Registers and Switch Bounce Lab - 4: Serial and Parallel Data Transfer System Lab - 5: JK Flip Flop and Counter Fundamentals Lab - 6: Digital Display Decoder System Lab - 7: "1 of X" Decoder and Encoder Systems Lab - 8: Multiplexer and Demultiplexer Systems Lab - 9: Matrix Keypad Encoder System Lab - 10: Arithmetic Systems Lab - 11: Memory System Fundamentals Lab - 12: Liquid Crystal Displays (LCD) Appendix - A: The Evolution of ROM and RAM Appendix - B: VHDL Design Guide Appendix - C: FLEX Expansion Header Guide Appendix - D: Forms and Guides for the DMD Lab 12 project Appendix - E: Summary Sheet for FLEX IC DESIGNS: Using "Lab 1" as a Guide Appendix - F: Altera Simulator Guide Index

9781401866365 0.00


Electronic Engineering

621.395 / CHA
© 2025 by NIMA Knowledge Centre, Ahmedabad.
Koha version 24.05