Digital Logic Design: Using Verilog, State Machines, and Synthesis for FPGAs (Record no. 21981)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 00817nam a2200169Ia 4500 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 140223b2003 xxu||||| |||| 00| 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9788131508763 |
| Terms of availability | 0.00 |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.395 |
| Item number | LEE |
| 100 ## - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Lee, Sunggu |
| 245 ## - TITLE STATEMENT | |
| Title | Digital Logic Design: Using Verilog, State Machines, and Synthesis for FPGAs |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication, distribution, etc. | New Delhi |
| Name of publisher, distributor, etc. | Cengage Learning Pvt. Ltd. |
| Date of publication, distribution, etc. | 2003 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | 324p |
| 600 ## - SUBJECT ADDED ENTRY--PERSONAL NAME | |
| Personal name | Electronic Engineering |
| 890 ## - | |
| -- | India |
| 995 ## - RECOMMENDATION 995 [LOCAL, UNIMARC FRANCE] | |
| -- | LEE |
| -- | 009274 |
| -- | ECD-NID |
| -- | 221.26 |
| -- | 0 |
| -- | 049 |
| -- | 101814 |
| -- | 0 |
| -- | 0.00 |
| -- | 299.00 26% |
| -- | 20100313 |
| -- | 14 |
| -- | C |
| -- | 20100316 |
| -- | Himanshu Book Co. |
| -- | General |
| 995 ## - RECOMMENDATION 995 [LOCAL, UNIMARC FRANCE] | |
| -- | LEE |
| -- | 009274 |
| -- | ECD-NID |
| -- | 221.26 |
| -- | 0 |
| -- | 049 |
| -- | 101975 |
| -- | 0 |
| -- | 0.00 |
| -- | 299.00 26% |
| -- | 20100313 |
| -- | 14 |
| -- | C |
| -- | 20100331 |
| -- | Himanshu Book Co. |
| -- | General |
No items available.