Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems (Record no. 48958)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 01202nam a2200193Ia 4500 |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 140223b2006 xxu||||| |||| 00| 0 eng d |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
International Standard Book Number | 9780471687832 |
Terms of availability | 0.00 |
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
Classification number | 621.395 |
Item number | DES |
100 ## - MAIN ENTRY--PERSONAL NAME | |
Personal name | Deschamps, Jean-Pierre |
245 ## - TITLE STATEMENT | |
Title | Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems |
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
Place of publication, distribution, etc. | New Jersey |
Name of publisher, distributor, etc. | John and Wiley Sons, Inc. |
Date of publication, distribution, etc. | 2006 |
300 ## - PHYSICAL DESCRIPTION | |
Extent | 556p |
500 ## - GENERAL NOTE | |
General note | Introduction Mathematical background Number Representation Arithmetic Operations: Addition and Subtraction Arithmetic Operations: Multiplication Arithmetic Operations: Division Other Arithmetic Operations Finite Field Operations Hardware Platforms Circuit Synthesis: General Principles Adders and Subtractors Multipliers Dividers Other Arithmetic Operators Circuits for Finite Field Operations Floating-Point Unit |
600 ## - SUBJECT ADDED ENTRY--PERSONAL NAME | |
Personal name | Computer Engineering |
700 ## - ADDED ENTRY--PERSONAL NAME | |
Personal name | Sutter, Gustavo D. |
700 ## - ADDED ENTRY--PERSONAL NAME | |
Personal name | Bioul, Gery Jean Antone |
890 ## - | |
-- | USA |
995 ## - RECOMMENDATION 995 [LOCAL, UNIMARC FRANCE] | |
-- | DES |
-- | 007398 |
-- | CEE-PG0 |
-- | 4291.61 |
-- | 0 |
-- | 049 |
-- | 97415 |
-- | 0 |
-- | 0.00 |
-- | 6002.25 28.5% |
-- | 20080708 |
-- | 01 |
-- | C |
-- | 20080917 |
-- | Himanshu Book Co. |
-- | Reference |
No items available.