Normal view
MARC view
Palnitkar, Samir (Personal Name)
Machine generated authority record.
Work cat.: (OSt)101580: Palnitkar, Samir, Verilog HDL: A Guide to Digital Design and Synthesis, 2015