Normal view
MARC view
Wilson, Peter (Personal Name)
Machine generated authority record.
Work cat.: (OSt)104971: Wilson, Peter, Design Recipes for FPGAs: Using Verilog and VHDL, 2016