Parallel Computer Architecture: A Hardware/Software Approach

By:

Culler, David E

Contributor(s):

Singh, Jaswinder Pal

Material type: Text

TextPublication details: San Francisco Morgan Kaufmann Publishers 1999Edition: Reprint 2004Description: 1025pISBN:

9788181471895

Subject(s):

Computer Engineering

DDC classification:

004.35 CUL

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Item location	Collection	Call number	Status	Barcode
Book	NIMA Knowledge Centre	9th Floor Reading Zone	General	004.35 CUL (Browse shelf(Opens below))	Available	T0022357
Reference Book	NIMA Knowledge Centre	7th Floor Silence Zone	Reference	004.35 CUL (Browse shelf(Opens below))	Not For Loan	T0021943
Book	NIMA Knowledge Centre	9th Floor Reading Zone	General	004.35 CUL (Browse shelf(Opens below))	Available	T0021944
Book	NIMA Knowledge Centre	9th Floor Reading Zone	General	004.35 CUL (Browse shelf(Opens below))	Available	T0021945
Book	NIMA Knowledge Centre	9th Floor Reading Zone	General	004.35 CUL (Browse shelf(Opens below))	Available	T0021212
Book	NIMA Knowledge Centre	9th Floor Reading Zone	General	004.35 CUL (Browse shelf(Opens below))	Available	T0021213
Book	NIMA Knowledge Centre	9th Floor Reading Zone	General	004.35 CUL (Browse shelf(Opens below))	Available	T19072

Total holds: 0

Browsing Institute of Technology shelves, Collection: General Close shelf browser (Hides shelf browser)

Previous								Next
Previous	004.35 CUL Parallel Computer Architecture: A Hardware/Software Approach	004.35 CUL Parallel Computer Architecture: A Hardware/Software Approach	004.35 CUL Parallel Computer Architecture: A Hardware/Software Approach	004.35 CUL Parallel Computer Architecture: A Hardware/Software Approach	004.35 CUL Parallel Computer Architecture: A Hardware/Software Approach	004.35 CUR Embedded Multitasking	004.35 CUR Embedded Multitasking	Next

Introduction Parallel Programs Programming for Performance Workload Driven Evaluation Shared Memory Multiprocessors Snoop Based Multiprocessor Design Scalable Multiprocessors Directory Based Cache Coherence Hardware Software Trade Offs Interconnection Network Design Latency Tolerance Future Directions

There are no comments on this title.

to post a comment.