000 00817nam a2200169Ia 4500
008 140223b2003 xxu||||| |||| 00| 0 eng d
020 _a9788131508763
_c0.00
082 _a621.395
_bLEE
100 _aLee, Sunggu
245 _aDigital Logic Design: Using Verilog, State Machines, and Synthesis for FPGAs
260 _aNew Delhi
_bCengage Learning Pvt. Ltd.
_c2003
300 _a324p
600 _aElectronic Engineering
890 _aIndia
995 _ALEE
_B009274
_CECD-NID
_D221.26
_E0
_F049
_G101814
_H0
_I0.00
_J299.00 26%
_L20100313
_M14
_UC
_W20100316
_XHimanshu Book Co.
_ZGeneral
995 _ALEE
_B009274
_CECD-NID
_D221.26
_E0
_F049
_G101975
_H0
_I0.00
_J299.00 26%
_L20100313
_M14
_UC
_W20100331
_XHimanshu Book Co.
_ZGeneral
999 _c21981
_d21981