000 00833ngm a2200205 454500
008 140223b2013 xxu||||| |||| 00| 0 eng d
020 _a9788177589184
_c0.00
082 _aDCG00431
100 _aPalnitkar, Samir
245 _aVerilog HDL: A Guide to Digital Design and Synthesis
250 _a2nd ed
_b8th Impression 2013
260 _aIndia
_bPearson Education Asia Pte. Ltd.
_c2013
300 _a1CD
500 _aD0008766 D0008767 D0008768
600 _aElectronic Engineering
890 _aIndia
995 _D0.00
_E0
_F049
_H0
_I0.00
_UC
_W20121012
_ZReference
995 _D0.00
_E0
_F049
_H0
_I0.00
_UC
_W20121012
_ZReference
995 _D0.00
_E0
_F049
_H0
_I0.00
_UC
_W20121012
_ZReference
999 _c27134
_d27134