000 01373nam a2200217Ia 4500
008 140223b2007 xxu||||| |||| 00| 0 eng d
020 _a9788181285669
_c0.00
082 _a621.3815
_bBER
100 _aBergeron, Janick
245 _aWriting Testbenches: Functional Verification of HDL Models
250 _a2nd ed
260 _aNew Delhi
_bSpringer (India) Pvt. Ltd.
_c2007
300 _a475p
500 _aWhat is Verification? Verification Tools The Verification Plan High Level Modeling Stimulus and Response Architecting Testbenches Simulation Management Coding Guidelines
600 _aElectronic Engineering
890 _aIndia
995 _ABER
_B005566
_CECE-PG0
_D716.00
_E0
_F049
_G35929
_H0
_I0.00
_J895.00 20%
_L20070208
_M01
_UC
_W20070316
_XBooks India
_ZGeneral
995 _ABER
_B005566
_CECE-PG0
_D716.00
_E0
_F049
_G35929
_H0
_I0.00
_J895.00 20%
_L20070208
_M01
_UC
_W20070316
_XBooks India
_ZGeneral
995 _ABER
_B005566
_CECE-PG0
_D716.00
_E0
_F049
_G35778
_H0
_I0.00
_J895.00 20%
_L20070208
_M01
_UC
_W20070316
_XBooks India
_ZGeneral
995 _ABER
_B005566
_CECE-PG0
_D716.00
_E0
_F049
_G35778
_H0
_I0.00
_J895.00 20%
_L20070208
_M01
_UC
_W20070316
_XBooks India
_ZGeneral
999 _c44016
_d44016