Verilog HDL: Digital Design and Modeling

By:

Cavanagh, Joseph

Material type: Text

TextPublication details: Boca Raton CRC Press 2007Description: 900pISBN:

9781420051544

Subject(s):

Electronic Engineering

DDC classification:

621.392 CAV

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Item location	Collection	Call number	Status	Date due	Barcode	Item holds
Reference Book	NIMA Knowledge Centre	6th Floor Silence Zone	Reference	621.392 CAV (Browse shelf(Opens below))	Not For Loan		T0031081

Total holds: 0

Introduction Overview Language Elements Expressions Gate Level Modeling User Defined Primitives Dataflow Modeling Behavioral Modeling Structural Modeling Tasks and Functions Additional Design Examples Appendix: Event Queue Verilog Project Procedure Answers to Select Problems

There are no comments on this title.

to post a comment.

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARC (non-Unicode/MARC-8) MARCXML MODS (XML) RIS MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard)
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)