Computer Arithmetic and Verilog HDL Fundamentals

Cavanagh, Joseph

Computer Arithmetic and Verilog HDL Fundamentals - Boca Raton CRC Press 2010 - 951p

Number Systems and Number Representations Logic Design Fundamentals Introduction to Verilog HDL Fixed Point Addition Fixed Point Subtraction Fixed Point Multiplication Fixed Point Division Decimal Subtraction Decimal Multiplication Decimal Division Floating Point Addition Floating Point Subtraction Floating Point Multiplication Floating Point Division Additional Floating Point Topics Additional Topics in Computer Arithmetic Appendix - A: Verilog HDL Designs for Select Logic Function Appendix - B: Event Queue Appendix - C: Verilog HDL Project Procedure Appendix - D: Answers to Select Problems

9781439811245 0.00


Electronic Engineering

004.01513 / CAV
© 2025 by NIMA Knowledge Centre, Ahmedabad.
Koha version 24.05