Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency

By:

Contributor(s):

Material type: Text

TextPublication details: USA Morgan & Claypool Publshers 2007Description: 145pISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Item location	Collection	Call number	Status	Date due	Barcode	Item holds
Book	NIMA Knowledge Centre	8th Floor Reading Zone	General	621.395 OLU (Browse shelf(Opens below))	Available		T0034129

Total holds: 0

Previous								Next
Previous	621.395 NEK From ASICs to SOCs: A Practical Approach	621.395 OLD Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems	621.395 OLD Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems	621.395 OLU Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency	621.395 OZA VLSI Technology and Design	621.395 PAL Digital Logic Design	621.395 PAL Schaum's Outline of Theory and Problems of Introduction to Digital Systems	Next

There are no comments on this title.

to post a comment.