Reconfigurable Computing: The Theory and Practice of FPGA Based Computation
Material type:
- 9780123705228
- 621.395 REC
Item type | Current library | Item location | Collection | Call number | Status | Date due | Barcode | Item holds | |
---|---|---|---|---|---|---|---|---|---|
![]() |
NIMA Knowledge Centre | 6th Floor Silence Zone | Reference | 621.395 REC (Browse shelf(Opens below)) | Not For Loan | T0033458 |
Browsing Institute of Technology shelves, Collection: Reference Close shelf browser (Hides shelf browser)
Part - 1: Reconfigurable Computing Hardware Reconfigurable Computing Architectures Reconfigurable Computing Systems Reconfiguration Management Part - 2: Programming Reconfigurable Systems Computer Models and System Architectures Programming FPGA Application in VHDL Compiling C for Spatial Computing Programming Streaming FPGA Applications Using Block Diagrams in Simulink Stream Computations Organizaed for Reconfigurable Execution Programming Data Parallel FPGA Applications Using the SIMD/Vector Model Operating System Support for Reconfigurable Computing The JHDL Design and Debug System Part - 3: Mapping Designs to Reconfigurable Platforms Technology Mapping FPGA Placement Placement for General-Purpose FPGAs Datapath Composition Specifying Circuit Layout on FPGAs PathFinder: A Negotiation-Based, Performance-Driven Router for FPGAs Retiming, Repipelining, and C-slow Retiming Configuration Bisstream Generation Fast Compilation Techniques Part - 4: Application Development Implementing Applications with FPGAs Instance-Specific Design Precision Analysis for Fixed-point Computation Distributed Arithmetic CORDIC Architectures for FPGA Computing Hardware/Software Partitioning Part - 5: Case Studies of FPGA Applications SPIHT Image Compression Automatic Target Recognition Systems on Reconfigurable Devices Boolean Satisfiability: Creating Solvers Optimized for Specific Problem Instances Multi-FPGA Systems: Logic Emulation The Implications of Floating Point for FPGAs Finite Difference Time Domain: A Case Study Using FPGAs Evolvable FPGAs Network Packet Processing in Reconfigurable Hardware Active Pages: Memory-Centric Computation Part - 6: Theoretical Underpinnings and Future Directions Theoretical Underpinnings Defect and Fault Tolerance Reconfigurable Computing and Nanoscale Architecture
There are no comments on this title.